fix logic
This commit is contained in:
parent
6dcc71fe94
commit
37dd6c16a4
1 changed files with 1 additions and 1 deletions
|
@ -11,7 +11,7 @@ image_type = raw
|
||||||
# bridge_name = virbr0
|
# bridge_name = virbr0
|
||||||
{% if ansible_architecture == 'ppc64' or ansible_architecture == 'ppc64le' %}
|
{% if ansible_architecture == 'ppc64' or ansible_architecture == 'ppc64le' %}
|
||||||
cpus = 1
|
cpus = 1
|
||||||
{% elif %}
|
{% else %}
|
||||||
cpus = 2
|
cpus = 2
|
||||||
{% endif %}
|
{% endif %}
|
||||||
memory = 3096
|
memory = 3096
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue